About this paper

Appears in:
Pages: 847-852
Publication year: 2018
ISBN: 978-84-697-9480-7
ISSN: 2340-1079
doi: 10.21125/inted.2018.1163

Conference name: 12th International Technology, Education and Development Conference
Dates: 5-7 March, 2018
Location: Valencia, Spain

THE FINAL DEGREE PROJECT IN INDUSTRIAL ELECTRONICS AND AUTOMATION ENGINEERING AT THE UNIVERSITAT POLITÈCNICA DE VALÈNCIA. A PENDING SUBJECT

The Verification Report of the Degree in Industrial Electronics and Automation Engineering at the Universitat Politècnica de València describes the Final Degree Project (FDP) and its main characteristics. This report defines the FDP as an original and individual work in the field of the specific technologies in Electronics and Automation, synthetizing and integrating the competences acquired by the student all over this Degree. Likewise, it is a 12 ECTS subject and its assessment consists of the individual defense of an original project to an Examination Panel.

Based on these provisions, Universities have stablished the appropriate procedures for requesting FDPs, appointing tutors, defense periods, composition of the Examination Panel, and so on. Each University may have its own rules, regulations and deadlines depending on its particularities.

On the other hand, even though the acquisition of transversal competences by the students can be evaluated in the defense process, the huge diversity of FDPs makes it necessary to establish clear evaluation criteria. The idea is to allow the assessment of the specific competences in an easy and efficient way. In fact, FDPs are so diverse that can be conducted in a research group, an enterprise or by the students themselves and it may deal with basic research, applied research and even the development of a prototype.

In this paper, a rubric is presented in order to facilitate the assessment of all this FDPs casuistry and allow an objective evaluation without undermining the evaluation proposals and indications made by the project tutors.
@InProceedings{IBANEZCIVERA2018FIN,
author = {Ib{\'{a}}{\~n}ez Civera, J. and Laguarda-Mir{\'{o}}, N. and Garc{\'{i}}a-Breijo, E. and Gil S{\'{a}}nchez, L. and Olgu{\'{i}}n Pinatti, C.A.},
title = {THE FINAL DEGREE PROJECT IN INDUSTRIAL ELECTRONICS AND AUTOMATION ENGINEERING AT THE UNIVERSITAT POLIT{\`{E}}CNICA DE VAL{\`{E}}NCIA. A PENDING SUBJECT},
series = {12th International Technology, Education and Development Conference},
booktitle = {INTED2018 Proceedings},
isbn = {978-84-697-9480-7},
issn = {2340-1079},
doi = {10.21125/inted.2018.1163},
url = {http://dx.doi.org/10.21125/inted.2018.1163},
publisher = {IATED},
location = {Valencia, Spain},
month = {5-7 March, 2018},
year = {2018},
pages = {847-852}}
TY - CONF
AU - J. Ibáñez Civera AU - N. Laguarda-Miró AU - E. García-Breijo AU - L. Gil Sánchez AU - C.A. Olguín Pinatti
TI - THE FINAL DEGREE PROJECT IN INDUSTRIAL ELECTRONICS AND AUTOMATION ENGINEERING AT THE UNIVERSITAT POLITÈCNICA DE VALÈNCIA. A PENDING SUBJECT
SN - 978-84-697-9480-7/2340-1079
DO - 10.21125/inted.2018.1163
PY - 2018
Y1 - 5-7 March, 2018
CI - Valencia, Spain
JO - 12th International Technology, Education and Development Conference
JA - INTED2018 Proceedings
SP - 847
EP - 852
ER -
J. Ibáñez Civera, N. Laguarda-Miró, E. García-Breijo, L. Gil Sánchez, C.A. Olguín Pinatti (2018) THE FINAL DEGREE PROJECT IN INDUSTRIAL ELECTRONICS AND AUTOMATION ENGINEERING AT THE UNIVERSITAT POLITÈCNICA DE VALÈNCIA. A PENDING SUBJECT, INTED2018 Proceedings, pp. 847-852.
User:
Pass: